py311-verilog_parser

Lark-based parser for structural Verilog netlists

Lark-based parser for Verilog netlists (structural Verilog without behavioral statements). This is meant to be used to read netlists as generated by HDL logic synthesizers such as Yosys.