silice

Language that simplifies prototyping and writing algorithms for FPGAs

Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.