RECENT POSTS
- Introduction to FreeBSD Security Best Practices
- Working with Package Management in FreeBSD
- Understanding FreeBSD Security Advisories and Updates
- Troubleshooting Common System Administration Issues in FreeBSD
- Tips for Hardening FreeBSD to achieve System Protection
- Setting Up DHCP Server in FreeBSD
- Secure User and Group Management in FreeBSD Systems
- Secure Remote Access with SSH in FreeBSD
- Optimizing System Performance in FreeBSD
- Network Packet Capture with tcpdump in FreeBSD
- All posts ...
Do you have GDPR compliance issues ?
Check out Legiscope a GDPR compliance software, that will save you weeks of work, automating your documentation, the training of your teams and all processes you need to keep your organisation compliant with privacy regulations
Py-pyfda
Jul 20, 2023
GUI tool for designing and analysing discrete time filters
pyFDA is a GUI based tool in Python/Qt for analysing and designing discrete time filters. The capability for generating Verilog and VHDL code for the designed and quantized filters will be added in the next release.
Since the digital filter design is a research area with many unanswered questions, this project is also a research project. Please expect freezes in case of some parameter values.
Checkout these related ports:
- Zcad - Simple CAD program
- Z88 - Compact Finite Element Analysis System
- Yosys - Yosys Open SYnthesis Suite
- Yosys-systemverilog - SystemVerilog support for Yosys
- Xyce - Xyce electronic simulator
- Xcircuit - X11 circuit schematics drawing program
- Veryl - Veryl A modern Hardware Description Language (HDL)
- Veroroute - PCB (printed circuit board) design software
- Verilog-mode.el - Emacs lisp modules for the Verilog language
- Verilator - Synthesizable Verilog to C++ compiler
- Uranium - Python framework for 3D printing applications
- Uhdm - Universal Hardware Data Model
- Tochnog - Free explicit/implicit Finite Element Program
- Tkgate - Event driven digital circuit simulator
- Sweethome3d - Free interior 3D design application